Design a Transaction Processor Service
Design an LRU Cache
Design a Distributed Rate Limiter